

WHAT IS CLAIMED IS:

1           1. An apparatus for converting an analog signal to a digital signal, the  
2 apparatus comprising:

3           a plurality of capacitors including at least a first capacitor, a second capacitor and  
4 a third capacitor, a first capacitor associated with a first capacitance, a second capacitor  
5 associated with a second capacitance, a third capacitor associated with a third capacitance, the  
6 first capacitance being substantially equal to the second capacitance, the second capacitance  
7 being substantially equal to the third capacitance;

8           a plurality of resistors including at least a first resistor and a second resistor, the  
9 first resistor associated with a first resistance, a second resistor associated with a second  
10 resistance, the first resistance being substantially equal to the second resistance;

11           an operational amplifier including at least a first input terminal, a second input  
12 terminal and an output terminal;

13           wherein the first capacitor includes a first capacitor terminal and a second  
14 capacitor terminal, the second capacitor includes a third capacitor terminal and a fourth capacitor  
15 terminal, the third capacitor includes a fifth capacitor terminal and a sixth capacitor terminal, and  
16 the first capacitor terminal, the third capacitor terminal, and the fifth capacitor terminal are  
17 coupled to the first input terminal;

18           wherein the second input terminal is coupled to a first voltage;

19           wherein each of the second capacitor terminal, the fourth capacitor terminal, and  
20 the sixth capacitor terminal is capable of being coupled to anyone of the first voltage, an analog  
21 voltage, a second voltage, and a third voltage, the analog voltage associated with the analog  
22 signal;

23           wherein the first resistor includes a first resistor terminal and a second resistor  
24 terminal, the second resistor includes a third resistor terminal and a fourth resistor terminal, the  
25 first resistor terminal is coupled to the second voltage, the fourth resistor terminal is coupled to  
26 the first voltage, the first resistor and the second resistor being in series;

27           wherein the third voltage is capable of being coupled to anyone of at least the first  
28 resistor terminal, the second resistor terminal, and the third resistor terminal;

29           wherein the apparatus is configured to convert the analog signal to the digital  
30 signal and is associated with a process related to a successive approximation register;

31 wherein the process includes processing information associated with the analog  
32 voltage and a fourth voltage; adjusting the fourth voltage in response to information associated  
33 with the analog voltage and the fourth voltage, and determining the digital signal based on at  
34 least information associated with the fourth voltage;

35 wherein the fourth voltage is associated with at least a first voltage level of the  
36 second capacitor terminal, a second voltage level of the fourth capacitor terminal and a third  
37 voltage level of the sixth capacitor terminal, the first voltage level, the second voltage level and  
38 the third voltage level each being selected from a group consisting of the first voltage, the second  
39 voltage and the third voltage.

2. The apparatus of claim 1 wherein the first voltage is at the ground level.

3 a plurality of capacitors including at least a first capacitor and a second capacitor,  
4 a first capacitor associated with a first capacitance, a second capacitor associated with a second  
5 capacitance, the first capacitance being substantially equal to the second capacitance;

6 a plurality of resistors including at least a first resistor and a second resistor, the  
7 first resistor associated with a first resistance, a second resistor associated with a second  
8 resistance, the first resistance being substantially equal to the second resistance;

9 an operational amplifier including at least a first input terminal, a second input  
10 terminal and an output terminal;

11 wherein the first capacitor includes a first capacitor terminal and a second  
12 capacitor terminal, the second capacitor includes a third capacitor terminal and a fourth capacitor  
13 terminal, and the first capacitor terminal and the third capacitor terminal are coupled to the first  
14 input terminal:

15 wherein the second input terminal is coupled to a first voltage:

16 wherein each of the second capacitor terminal and the fourth capacitor terminal is  
17 capable of being coupled to anyone of the first voltage, an analog voltage, a second voltage, and  
18 a third voltage, the analog voltage associated with the analog signal;

19 wherein the first resistor includes a first resistor terminal and a second resistor  
20 terminal, the second resistor includes a third resistor terminal and a fourth resistor terminal, the

21 first resistor terminal is coupled to the second voltage, the fourth resistor terminal is coupled to  
22 the first voltage, the first resistor and the second resistor being in series;  
23 wherein the third voltage is capable of being coupled to anyone of at least the first  
24 resistor terminal, the second resistor terminal, and the third resistor terminal;  
25 wherein the apparatus is configured to convert the analog signal to the digital  
26 signal and is associated with a process related to a successive approximation register;  
27 wherein the process includes coupling the second capacitor terminal and the  
28 fourth capacitor terminal to the analog voltage, processing information associated with the  
29 analog voltage and a fourth voltage, adjusting the fourth voltage in response to information  
30 associated with the analog voltage and the fourth voltage, and determining the digital signal  
31 based on at least information associated with the fourth voltage;  
32 wherein the fourth voltage is associated with at least a first voltage level of the  
33 second capacitor terminal and a second voltage level of the fourth capacitor terminal; the first  
34 voltage level and the second voltage level each being selected from a group consisting of the first  
35 voltage, the second voltage and the third voltage.

1 4. The apparatus of claim 3 wherein the first voltage is at the ground level.

1 5. The apparatus of claim 3 wherein the plurality of capacitors is associated  
2 with a plurality of capacitances, each of the plurality of capacitances being substantially the  
3 same.

1 6. The apparatus of claim 5 wherein the plurality of capacitors is associated  
2 with a plurality of capacitor terminals, each of the plurality of capacitor terminals is capable of  
3 being coupled to anyone of the first voltage, the analog voltage, the second voltage, and the third  
4 voltage.

1 7. The apparatus of claim 6 wherein the plurality of capacitor terminals is  
2 free from the first capacitor terminal and the third capacitor terminal.

1 8. The apparatus of claim 7 wherein each of the plurality of capacitor  
2 terminals is coupled to the third voltage.

1                   9.     The apparatus of claim 7 wherein the plurality of resistors is associated  
2 with a plurality of resistances, each of the plurality of resistances being substantially the same.

1                   10.    The apparatus of claim 9 wherein the plurality of resistors are in series.

1                   11.    The apparatus of claim 10 wherein the plurality of resistors is associated  
2 with a plurality of voltages, the plurality of voltages including the second voltage and the first  
3 voltage, the plurality of voltages associated with a connection between any two of the plurality of  
4 resistors.

1                   12.    The apparatus of claim 11 wherein the third voltage is capable of being  
2 coupled to anyone of the plurality of voltages.

1                   13.    A method for converting an analog signal to a digital signal, the method  
2 comprising:

3                   providing an apparatus for converting the analog signal to the digital signal, the  
4 apparatus including:

5                   a plurality of capacitors associated with a plurality of capacitances, each of  
6 the plurality of capacitances being substantially equal;

7                   a plurality of resistors in series and associated with a plurality of  
8 resistances, each of the plurality of resistances being substantially equal;

9                   wherein the plurality of capacitors is associated with a first plurality of  
10 capacitor terminals and a second plurality of capacitor terminals, the first plurality of capacitor  
11 terminals is coupled to each other, each of the second plurality of capacitor terminals is capable  
12 of being coupled to anyone of a first voltage, an analog voltage, a second voltage, and a third  
13 voltage, the analog voltage associated with the analog signal;

14                  wherein the plurality of resistors is associated with a plurality of resistor  
15 terminals, a first terminal of the plurality of resistor terminals is coupled to the second voltage, a  
16 second terminal of the plurality of resistor terminals is coupled to the first voltage;

17                  wherein the third voltage is capable of being coupled to at least anyone of  
18 the plurality of resistor terminals free from the second terminal;

19                  coupling each of the second plurality of capacitor terminals to the analog voltage;

20 decoupling each of the second plurality of capacitor terminals from the analog  
21 voltage;

22 coupling each of the second plurality of capacitor terminals to one selected from a  
23 group consisting of the first voltage, the second voltage, and the third voltage, the second  
24 plurality of capacitor terminals associated with a plurality of capacitor voltage levels  
25 respectively;

26 processing information associated with the analog voltage and a fourth voltage,  
27 the fourth voltage associated with the plurality of capacitor voltage levels;

28 adjusting the fourth voltage in response to information associated with the analog  
29 voltage and the fourth voltage;

30 determining the digital signal based on at least information associated with the  
31 fourth voltage.

1 14. The method of claim 13 wherein the first voltage is at the ground level.

1 15. The method of claim 13 wherein the processing information associated  
2 with the analog voltage and a fourth voltage is related to a successive approximation register.

1 16. The method of claim 15 wherein the adjusting the fourth voltage  
2 comprises:

3 adjusting each of the second plurality of capacitor terminals to one selected from  
4 a group consisting of the first voltage, the second voltage, and the third voltage in response to  
5 information associated with the analog voltage and the fourth voltage;

6 coupling the third voltage to one of the plurality of resistor terminals free from the  
7 second terminal in response to information associated with the analog voltage and the fourth  
8 voltage.

1 17. The method of claim 16 wherein the plurality of capacitors comprises  $2^m$   
2 capacitors, wherein m is an integer larger than zero.

1 18. The method of claim 17 wherein the coupling each of the second plurality  
2 of capacitor terminals comprises coupling  $2^{m-1}$  capacitors to the second voltage and coupling the  
3 other  $2^{m-1}$  capacitors to the first voltage.

1                   19. The method of claim 18 wherein the processing information associated  
2 with the analog voltage and a fourth voltage and adjusting the fourth voltage comprises  
3                   if the fourth voltage is larger than the analog voltage, coupling  $2^{m-2}$  capacitors to  
4 the second voltage and coupling the other  $2^m-2^{m-2}$  capacitors to the first voltage, m being larger  
5 than 1.

1                   20. The method of claim 19 wherein the processing information associated  
2 with the analog voltage and a fourth voltage and adjusting the fourth voltage comprises  
3                   if the fourth voltage is smaller than the analog voltage, coupling  $2^{m-2}$  capacitors to  
4 the first voltage and coupling the other  $2^m-2^{m-2}$  capacitors to the second voltage.